Synthesis-netlist graph
Paste a post-synthesis structural Verilog netlist. The page builds a gate-graph and lays it out with a small Fruchterman-Reingold solver.
Verilog netlist
0 nodes
0 edges
0 nets
| cell | count |
|---|---|
| No cells parsed. | |
Paste a post-synthesis structural Verilog netlist. The page builds a gate-graph and lays it out with a small Fruchterman-Reingold solver.
| cell | count |
|---|---|
| No cells parsed. | |